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ABSTRACT 
Recent improvements in the manufacturing of MOSFETs have reduced 
the minimum feature size and brought transistors with submicron 
geometries into being. For certain materials such as GaAs, gate 
lengths on the order of 0.2 um are now comparable in length to the mean 
free path of the electrons in the channel at room temperature. It has 
been suggested that these electrons could cross the channel without 
suffering a collision, a phenomenon referred to as ballistic transport. 
For silicon devices the ballistic transport phenomenon might occur at 
cryogenic temperatures (4.2K) where decreased scattering results in 
high low-field mobilities. 
We characterized submicron silicon MOSFET's down to 4.2K in the 
subthreshold, linear and saturation regimes. A 500 um MOSFET was 
used as a comparison device. The measurements indicated that the 
effective channel mobility was inversely proportional to the ambient 
temperature, longitudinal field and transverse field. The channel 
mobility of a 500 um MOSFET was measured to have a mobility as high 
2 
as 25,000 cm /V-s at 4 .2K with Vds = 0 . 01 v. The mobilities of 
2
submicron transistors have been measured to be 800 and 1700 cm /V-s at 
4.2K for 0.2 and 0.7 um MOSFETs respectively wi th Vds = 0.1 v. The 
operation of submicron MOSFETs with longitudinal fields on the order of 
those that were used in our 500 um long MOSFET would require 
impractically small supply voltages. For example, a 0.2 um device 
would require a drain-to-source voltage on the order of a few 
microvolts to operate with the same longitudinal field as a 500 um 
device with Vds = 0. 01 v. Voltages of this magnitude would not be 
~.:28~ :1 
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compatible with existing technology due to noise margin limitations in 
digital circuits. Our experimental results indicated that ballistic 
transport cannot appear in silicon transistors operating at normal DC 
supply voltages due to scattering induced by high drain fields. Even 
in high mobility materials such as GaAs the high electric fields in 
submicron devices will keep the mean free path of the charge carriers 
shorter than the effective channel length. Therefore, ballistic 
transport should not have a large affect on the I-V characteristics of 
silicon or even GaAs MOS devices operating at DC voltages above a few 
tenths of a volt. 
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CHAPTER I 
INTRODUCTION 
Ballistic transport of electrons in submicron semiconductor 
devices has been the subject of many technical articles for several 
years. In these papers, considerable speculation concerning the 
possibility of observing ballistic transport in such devices. The 
majority of the theoretical models predict ballistic transport if a 
small device is operated at sufficiently low fields. Very little has 
been published concerning any experimentation that has been performed 
to determine if the ballistic effect can be observed either at room 
temperature or at very low temperatures (77K to 4.2K). At low 
temperatures charge scattering will be reduced, thus increasing the 
channel mobility and enhancing any ballistic characteristic(l). We 
have attempted to provide an experimental base of knowledge with which 
we may determine if ballistic effects appear in the silicon device 
characteristics at low temperatures. Our velocity-field data indicates 
that observation of ballistic transport in field effect transistors 
made on nominally high mobility materials such as GaAs will only be 
observable at impractically low drain voltages. 
CHAPTER II 
BALLISTIC TRANSPORT 
In the past few years there has been a marked reduction in the 
minimum line definition achieved in the microelectronic industry. This 
has brought the minimum size of MOS transistors down below the 0.1 um 
limit. Line widths of 25.0 nm are now possible due to the development 
of direct write-on-wafer e-beam technology coupled with better fine 
definition photo resist polymers(2). Modifications in the photo resist 
process and structure have resulted in even smaller line widths(3). 
As the device sizes shrank, it was suggested by Shur and Eastman 
that the effective channel length of these new submicron transistors 
might approach a size comparable to the mean free path of the charge 
carriers in the channel(4). This would bring the transit time of these 
carriers down to the limit of the time between collisions. Thus, there 
would be the possibility that electrons could be accelerated across the 
channel and be collected at the drain without suffering a collision 
event. Such an event has been termed "Ballistic Transport". 
Ballistic transport has become the subject of many technical 
papers especially for those authors interested in the operation of GaAs 
devices. Because of its band structure and high mobility at room 
temperature, GaAs has long been considered the material which holds the 
most promise in which to observe ballistic transport. 
Many theories have been developed to explain how ballistic 
transport might affect the operation of submicron devices. Motion of 
electrons through a semiconductor in the presence of a uniform field 
and in the absence of any collisions would be governed by(S) 
3 
q E t 
Vs= 
* m 
where 
Vs = effective velocity (cm/s) 
q = electron charge 
E = magnitude of the electric field (v/cm) 
t = transit time 
* m = effective mass. 
This equation of operation has been used along with statistical 
methods to develop many models to simulate the operation of a ballistic 
device. Most of these methods involve a Monte Carlo simulation of the 
ballistic process using various device structures and doping 
densities(6-12). But very little information has been publish8d 
describing the results of experimental work performed in this area. 
Most of this work has been performed using two-terminal GaAs diode 
structures(4)(13-15). Very little has been published relating to the 
possible occurrence of ballistic transport in silicon MOSFET devices 
either at room temperature or at cryogenic temperatures. Part of the 
purpose if this paper is to extend the information available in this 
area especially considering the dominance of silicon devices in the 
industry today. 
CHAPTER III 
TRANSISTOR DESCRIPTIONS 
Several sets of NMOS transistors were used as test devices in 
this project. They were chosen for their availability, submicron size 
and device type. We used some of the smallest experimental transistors 
presently available. All were silicon, NMOS transistors of various 
configurations. 
BTL Transistors 
The smallest and most useful devices were the transistors 
manufactured by Bell Telephone Laboratories (BTL) and made available to 
us by Mr. E •. Labate and Dr. S. M. Sze of the Advanced LSI Development 
Laboratory in Murray Hill, New Jersey. Micrographs of the BTL 
transistors are shown in Figures 1 and 2, We concentrated our testing 
on these transistors because each die contained several different 
devices of differing gate lengths on the same die. In addition, the 
other devices (from RCA and TI) were experimental and lacked the 
uniformity we have observed in the BTL devices. The BTL devices we 
tested were manufactured using the modified NMOS process reported by 
W. Fichtner et al(l6)(17). 
The BTL transistors were N-channel, enhancement mode devices with 
7 -3 
channel dopings of approximately lXlO cm The gate oxide thickness 
was measured to be 28,0 nm. These devices were configured with 
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Figure 1. S00X Micrograph of BTL 0.2, 0.7, 1.2 and l.7um Transistors. 
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Figure 2. a) 40X Micrograph of the BTL Chip. b) BTL Transistor 
Geometry. 
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a common source and common gate and a separate drain for each device. 
Direct write e-beam lithography was used to define gate lengths varying 
from 1.0 um to 30 um. Each transistor was 30 um wide. The effective 
gate lengths for each device were found to be 0.8 um less than the 
actual lithographic gate lengths by using the method described by John 
G. J. Chern et al 1980(18). The effective gate lengths used for 
characterization were 0.2, 0.7, 1.2 and 1.7 um respectively. 
Eight of the chips received from BTL were bonded into 18 pin DIPs 
by R. s. Waters, Director of CMOS Design, Harris Corp., Melborne, Fla. 
Of the original eight die, three survived bonding in good enough 
condition to be tested. These transistors are referred to in this 
report as BTL#l, BTLif2 and BTLi/4. 
The modified NMOS process used to manufacture the BTL transistors 
was developed to produce transistors with gate lengths approaching 0.15 
um which would retain an electrically long channel characteristic(l9), 
that is, they did not suffer from traditional short channel effects as 
described bys. M. Sze(20, pp. 469-486). None of the transistors used 
in this project exhibited short channel characteristics. 
Long Channel Comparison Device 
A 500 by 500 square um, long channel, NMOS, silicon transistor 
was provided by Nelson Saks of the Naval Research Laboratories (NRL). 
The sample, shown in Figure 3. and designated as CCD 4-5/l-H6, was 
produced on a P-type, 15 ohm-cm silicon substrate. It had a 
phosphorus doped, polysilicon gate, 500 um wide by 500 um long, 
8 
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Figure 3. a) Micrograph and b) Geometry of the TSOOXSOO Transistor. 
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grown over and 85 nm gate oxide. The gate was not self aligned. This 
transistor is referred to as TSOOXSOO in this report. The geometry of 
this transistor is shown in Figure 3. 
This long channel, wide transistor was used as a comparison 
device. It proved to be a very interesting device having very high 
effective mobilities, especially at lower _t~peratures. 
Tests of a similar 500 X 500 um transistor referred to as 
T500XSOO/I5 were performed by Nelson Saks at NRL. The results of his 
tests were used, with his permission, for comparison with our tests at 
low temperatures. 
Other Transistors Tested 
Two other sets of transistors were intitially tested for use in 
this project. We have not concentrated on analyzing the results of 
these tests due to the erratic nature of the data. 
One transistor was a silicon~on-sapphire, NMOS device 
manufactured by RCA and provided by A. Ipri of RCA Labs, Princeton, New 
Jersey.. This transistor had a gate oxide 8.0 nm thick and a channel 
doping of 3Xlo 17 cm-3• It was manufactured on a <100> silicon 
substrate and came from lot number 4752. We tested the transistor 
designated as DC3. In this report, this device is referred to as RCA 
4752. 
The last two transistors were provided by Dr. Pallab K. 
Chatterjee, Manager of VLSI Design, Texas Instruments, Inc. These 
transistors had a gate length of approximately 0.3 um and a gate oxide 
8.0 nm thick. These devices were 2.0 um wide. The channel was doped 
at 1. 2x1017 cm - 3_ The two transistors used f rom this lot are referred 
to as TI 34-8/C9 R3 and TI 34-8/C8 R3. 
CHAPTER IV 
DEWAR DESIGN AND CONSTRUCTION 
Overview 
A double walled, two-stage helium dewar was constructed in order 
to make measurements on the test transistors at temperatures down to 
and including 4.2K. The equipment had to be configured to allow the 
progressive insertion and removal of the transistor under test while 
providing electrical connections to the device. At the same time the 
opening of the dewar had to be closed to insure the integrity of the 
temperature gradient within the inner helium dewar and to prevent ice 
formation on the device. An automatic drive mechanism was used to 
provide computer control over the insertion and removal of the device 
under test. Problems with the measurement of very small currents using 
the ISAAC A/D converter caused us to scrap the automatic test 
environment. It should be mentioned, however, that the drive 
mechanism, circuitry and computer control worked very well. 
In order to insure an accurate measurement of the device's ambient 
temperature a custom designed circuit using a resistance temperature 
detector (RTD) was developed. This circuit could accurately measure 
the ambient temperature down to 77K, the temperature of liquid 
nitrogen. Tests made at 4.2K were performed with the device submerged 
in liquid helium at atmospheric pressure. No measurements were made 
between 77K and 4.2K therefore it was not necessary to know the exact 
temperature between these two points. We were able to use the ISAAC 
A/D and the Apple computer to read and record the test temperatures. 
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A vacuum pump was provided to draw a ~oderate vacuum on the space 
between the inner and outer walls of the helium dewar. This greatly 
reduced the heat flow to the liquid helium inside leaving the surface 
of the helium quiescent. 
Helium Dewar 
The helium dewar consisted of two, double-walled dewars, one 
inside the other as shown in Figure 4. The outside, nitrogen dewar was 
placed inside a plywood frame for protection and support. A slot in 
one side provided for viewing of the liquid levels within both dewars. 
The entire inside of both dewars was silvered with the exception of 
opposing slits which ran the length of the dewars. Large holes drilled 
on the back side of the plywood support allowed light to be shined into 
the dewars for better viewing. A picture of the support is shown in 
Figure 5. The plywood support was 10 inches square. The outer 
nitrogen dewar was 7 inches in diameter and the inner helium dewar was 
4 inches in diameter. The top of the platform stood approximately 40 
inches off the floor. 
The inner helium dewar was attached via six bolts and a locking 
ring to a square, quarter-inch t hick brass plate , 12 inches on a side. 
This plate was mounted to a plywood board which was ~ounted atop the 
plywood support. This left the inner dewar sus pended within the outer 
dewa~ wi~hin about two inches of its bottom. The brass ?late served as 
a mounting plate for other parts of the test apparatus. 
l 
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Figure 5. Plywood Support for Nitrogen and Helium Dewars. 
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A small square hole cut in the ~late provided access to the dewar. 
The space between the inner and outer dewars was filled with liquid 
nitrogen. A square hole cut in the wooden support provided both a 
place to pump in the nitrogen and to attach the vacuum line to the 
inner dewar. 
Vacuum Pump 
It was necessary to draw a vacuum on the s pace between the inner 
and outer walls of the inner helium dewar to reduce helium boiloff 
during testing. Three valves allowed selective venting of the vacuum 
pump and the helium dewar to the atmosphere. A thick-walled rubber 
hose connected the dewar to the value assembly. 
Access Plate Assa~bly 
A round, 1/4-inch thick brass plate, 3/4 inch in diameter was used 
to cover the opening of the helium dewar. Four ~ounting holes allowed 
the plate to be mounted over four l/4-inch studs and to be securely 
attached to the large plate. Fi gure 6 shows the access plate assembly 
and brass mounting plate, ~ote that the s t uds are not in place in this 
picture. A Swaglock f itting allowed a 4- foot long, 3/8-inch diameter 
thin-walled stainless steel tube to pass chrough the plate. rhe tubing 
carried 40 , JO-gauge solid copper wires between the upper connector and 
the DIP socket nounted to t he end of t he tube. The DIP socket was 
arranged to allow testing of devices mounted in DIPs either 0 . 3 inches 
or 0 . 6 inches wide having up to 40 pins. 
15 
Figure 6. Access Plate Assembly and Brass Mounting Plate. Forty-pin 
Connector is Under the Brass Plate. 
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In addition to the other wir~s already mentioned, a t~isted pair 
of copper wires were run down the tube to connect the RTD to the 
amplifier for temperature measurement. Electrical connections between 
the connectors at the top of the stainless steel tube and the 40 screw 
terminals were made using two, 20-conductor flat cables. 
Stepoer Motor 
A stepper motor, drive circuitry and drive wheel were mounted to 
the large brass plate so that the process of lowering and raising of 
the device under test could be automated. The high torque stepper 
motor is powered from a 5-volt, 3-Ampere power supply and controlled by 
a K33505 controller board. Both were manufactured by Airpax. The 
stepper motor was used to control the depth of the device carrier when 
connected to a computer D/A converter such as the Apple/ISAAC system. 
Switches were provided for manual operation. 
Temperature Measurement 
The ~~bient temperature of the device under test was measured 
using a circuit especially designed by us for use with this system. 
The temperature was determined by the change in resistance of a 100 
ohm, platinum Resistance Temperature Detector (RTD) manufactured by 
Omega Engineering. When used with a linear amplifier, the temperature 
could be accurately measured from 77K to 400K. 
The gain and offset of the amplifier were adjusted so that 4.5 
volts at the output corresponded to 77K and O volts corresponded to 
237.14K as shown in Figure 7 . Linearity over this range of temperature 
was very good. 
VOUT 
+4.5 
TEMP ( K)0 
77K 273. 14K 469.28K 
- 4 .5 
...... 
Figure 7. Output Voltage Vs. Input Temperature for Linear Temperature Amplifier. -...J 
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~1easurements at 4. 2K were :nade ,ii th the test device completely 
submerged in liquid helium at atmospheric pressure. ~o measurements 
were made between 4 .2K and 77K where the accuracy of the temperature 
measurement could not be insured. 
A twisted pair of wires connected the RTD to the amplifier. This 
pair was routed down the inside of the 3/8 inch stainless steel tube. 
The RTD was mounted under, and in intimate contact with, the device 
under test. In this way, a close ~easure of the device's ta~perature 
could be maintained. 
The output voltage of the amplifier was displayed on a HP 34703A 
~ultimeter and the temperature was calculated using the formula 
T = -43.6 V + 273.14 
where Vis the output voltage from the amplifier. A program was 
written to allow this measurement and calculation to be performed 
automatically using the Apple / ISAAC A/ D converter. 
Liquid Nitrogen and Liquid Helium 
For tests a t temperatures down to 77K, liquid nitrogen was pumped 
f rom a JO-liter tank. The inner dewar was f illed to about 1/ 2 full 
capacity. The outside dewar was then f illed wi t h liquid nitrogen. 
At first, liquid nitrogen was put in the inner dewar alone and no 
vacuum was pulled on the inner dewar. This condition lead to 
considerable nitrogen boil-off. The boil-of f was reduced greatly by 
applying a vacuum to the inner dewar and f illing the space between the 
inner and outer dewar with liquid nitrogen. 
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For tests down to 4.2K, liquid nitrogen was placed becween the 
inner and outer dewars and a vacuum was pulled on the inner dewar. 
Liquid helium was pumped from a 100-liter storage tank through a vacuum 
transfer tube into the inner dewar. The transfer continued until the 
dewar was about half full. Once the inner dewar was filled, the access 
plate was locked in place to reduce the condensation of air within the 
dewar. 
CHAPTER V 
TRANSISTOR MEASUREMENTS 
Automatic Test Environment 
At the outset of the project, we realized that the extensive 
testing that would be required to measure the subthreshold, linear and 
saturation characteristics of many transistors over a temperature range 
from 300K to 4 •. 2K would be very labor intensive. The wait periods 
between temperature measura~ents would be especially time consuming. 
These delays were necessary to allow the temperature of the device to 
settle to an equilibrium value. In addition, ~e thought that the large 
amount of data generated in these tests could be best handled if it 
were automatically stored on floppy disk at the time it was acquired. 
These two overriding factors, time and data, lead us to develope an 
automatic test environment which consisted of an Apple II+ computer 
interfaced to an ISAAC A/D and D/A data acquisition system. This 
combination allowed the tests to run with minimal human intervention. 
Extensive effort was put into development of computer programs at 
the beginning of the project. This was during the time that the helium 
dewar was being built and the transistors were being readied for 
testing. One program was designed to perform the tests. The other 
program was used to analyze the data. Both of these programs were 
highly successful. The problems that caused us to drop the automatic 
testing were hardware related. 
The major problem accured when trying to use the ISAAC A/D 
converter to measure very small currents. The I SAAC system has a 
12-bit A/D converter with a stated accuracy of plus or ~inus 2.5 
21 
millivolts. Actual measurements indicated that this accuracy was 
closer to plus or minus 10. 0 ~illivolts. This was ~at small enough to 
insure ~easurement accuracy of currents on t~e order of a few 
micramperes •. 
In addition, The ISAAC A/D converter only measures voltage. 
Therefore, any measurement of current had to be a measurement of the 
voltage drop this current caused as it passed through a known 
resistance. Many problems occurred while trying to measure the voltage 
across a resistor in the drain leg of a MOSFET. If the power supply 
was not adjusted as the drain current ( Ids) increased, the 
drain-to-source voltage (Vds) would decrease ruining the measurement. 
Many circuits were designed in an attempt to avoid this problem but 
they all suffered from measurement accuracy due to the A/D converter 
problems mentioned before. 
Log Amplifiers 
Measurement of subthreshold currents was especially difficult 
because of the small currents involved ( l nA to 1 mA) . These currents 
varied over several decades, where as the I SAAC A/D converter inputs 
are limited to a rather narrow -5. 0 volt to +5. 0 volt range. 
We attempted to measure the subthreshold currents by interfacing 
an Analog Devices 755N Logarithmic Amplifier t o t he ISAAC A/D converter 
as shown in Figure 8 . Using the log ampli f ier, we could eff ectively 
compress the current range into the required voltage range by taking 
the log of the current and f ind t he actual current magnitude using t he 
inverse log relationship. 
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Fi gure 8. Test Circuit for Subthreshold Test Using an Analog Devices 755N Log Amplifier. N 
23 
Implementation of the log amplifier was not completely successful 
for two reasons. First, the amplifier was not linear over the required 
6 decades. Second, ground loop problems prevented accurate measurement 
of the output voltage by the ISAAC A/D converter. 
Test Equipment 
With the automatic test enviroilI!lent rejected, we proceeded to make 
the required measurements using the most accurate ammeter and voltmeter 
we had available. Additional measurements made in the linear region 
were performed using a Tektronix 576 Curve Tracer. Current and voltage 
measurements were made using a Keithley 614 Electrometer. The 
electrometer was used to make current measurements in the subthreshold 
region in the range from 1 nA to 1 mA, The HP 3468A Multimeter was 
used to make current measurements in the linear and saturation region 
down to 10 uA. 
When the curve tracer was used to record the linear 
characteristics of our transistors, Ids vs. Vgs measurements were made 
using a photograph of the Ids vs. Vds family of curves for the device 
in the linear regime. 
Subthreshold Regime 
Measurements of the subthreshold characteristics of our test 
transistors were made using the circuit shown in Figure 9, The gate 
voltage was measured using the HP 3468A Multimeter. The drain-to­
source current was measured using the Keithley 614 Electrometer. 
DRAIN 
SUPPLY 
+ + 
VGS 
r - - 1 - JlEWAR-7 
+I 
: ']_J VOS:L _I 
-- I
- - - - _ _J 
N 
.i::--Figure 9. Test Circuit for Measurement of Ids Vs. Vgs for a Given Vds. 
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Test Procedure 
At each test temperature, with the device turned on (Vgs = 3.0 
volts), the drain supply was adjusted to set the drain-to-source 
voltage (Vds) to 0.01 volts. Vgs was then changed from 0.0 volts to 
5.0 volts while the drain-to-source current, ( Ids), was measured at 
each point •. This data was used to produce a graph of Log(Ids) vs. Vgs 
for each transistor. This curve is sometimes referred to as the 
turn-on characteristic of the device. 
Linear Regime 
~easurements of the drain characteristics of the test devices in 
the linear regL~e were performed in one of two ways; either the data 
was taken directly from the curve tracer as shown in Figure l0(b) or 
measurements were made using the circuit shown in Figure 9. 
Curve Tracer 
When the Tektronix 576 curve tracer was used, data was taken from 
a photograph of the curve tracer display. The data must be read from a 
family of curves as shown in Figure l0(a). The circles indicate the 
data points that would be used to produce a 9lot of Ids vs. Vgs for 
Vds = 0 .1 volts. 
The circuit for making curve tracer ~easurements is shown in 
Figure l0(b). The leads from the screw terminals attached to the 
device under test in the dewar were plugged into the appropriate 
terminals on the curve tracer. The horizontal scale was set to 0.05 
volts/cm. The gate voltage step control was set to 2X step rate, 0.5 
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volts/ step and ten steps. Thus, :neasurements ~-ere .;-iade :or 5ata 
voltages from Oto 5.0 volts at one half volt increments. The vertical 
current scale was set so that the entire family of gate voltage curves 
could be observed on the screen. Again, all linear :neasurements were 
made with Vds = 0.1 volts or Vds = 0 .25 volts. Saturation and 
subthreshold measurements were not performed using the curve tracer. 
Hultimeter Test Circuit 
Some measurements in the linear regime were made using the circuit 
in Figure 9, The gate voltage was measured using the Keithley 614 
Electrometer. The drain-to-source current was measured using the HP 
3468A Multimeter. 
In this configuration and with the transistor turned on (Vgs = 3.0 
volts) the drain supply was adjusted until Vds equaled 0.1 volts. The 
gate voltage, Vgs, was adjusted from 0.0 volts to 5.0 volts while Ids 
was measured at each data point. 
Saturation Regime 
'.-!easurements of the drain current characteristics in the 
saturation regime were ~ade using the circuit shown in Figure 9 . The 
gate voltage was measured :1sing the :Zeithley 6l u Electrometer. 
Drain-to-source currents were measured using the gp 3468A ~ultimeter in 
order to take advantage of its auto-ranging capabilities, 
With the gate voltage set to 5.0 volts, the drain supply ~as 
adjusted until the drain-to-source voltage reached its test value ( 2.0 
to 3.5 volts depending on the device under test), The gate voltage was 
then adjusted from 0 . 0 volts to 5.0 volts while the drai~-to-source 
current was ~easured at each data point. 
CHAPTER VI 
RESULTS AND DISCUSSION 
Subthreshold Characteristics 
The subthreshold characteristics of our transistors were measured 
over a temperature range from 300K to 4.2K. The subthreshold (turn-on) 
characteristics is described by the subthreshold swing, S(mV/dec). 
Subthreshold swings for our transistors have been compiled in Table 1. 
Plots of Ids vs. Vgs are shown in Figures 11-18. 
The subthreshold swing, S, increased with decreasing channel 
length for BTL#2 devices. Just the opposite characteristic appeared in 
the BTL#l and BTL#4 devices. The subthreshold swing decreased in all 
devices as the temperature decreased. This leads to faster switching 
times and has led some authors to advocate the operation of devices at 
77K especially for low power applications(21). For comparison, 
A. Kamgar reported a subthreshold swing of 92, 22 and 5 mV/dec for 
300K, 77K and 4.2K respectively(22) in devices with a channel length of 
8.0 um. These values compared f avorably to our transistors at 300K and 
77K but our devices had a much higher subthreshold swing at 4 .2K. This 
is probably due to the fact that we did not take data at current values 
low enough to see the small subthreshold swing. Other authors have 
reported a saturation of the subthreshold swing for short channel 
transistors. Kamgar ( 23) reported subthreshold swings at 4 .2K on the 
order of 10 mV/decade, still an order of magnitude larger than the 
calculated values. 
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Table 1. Subthreshold Swing of Tested Devices wi th Vds = 0.01 Volts. 
S(mV/dec) 
Transistor 300K 200K 77K 4.2K 
TSOOxSOO 23 34 35 
BTL#2 l.7um 70 33 21 
BTLff2 1. 2tLTll 64 37 23 
BTLtt2 0.7um 72 41 36 
BTLt/2 0.2um 143 78 12 
BTL#l 0.7um 82 33 
BTL#l l.2um 140 20 
BTL#4 0.7um 137 23 
BTL/t4 0.2um 70 22 
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~fobilitv Vs. Transverse Electric Field 
Mobility in the Linear Regime 
~e have plotted the effective ~ability vs. the transverse electric 
field for transistors operating in the linear regL~e in Figures 19-28. 
In the linear regime, the mobility was found to decrease as the 
transverse field increased. Above about Ex= 500 KY/cm, the mobility 
fell off logarithmically as the gate field approached 2000 KV/cm to a 
saturation value that was dependent on the effective gate length. 
Saturation values are listed in Table 2. We also saw that the mobility 
increased as the temperature decreased giving us a family of curves for 
each transistor. 
Table 2. Saturation Mobility at High Transverse Electric Field as a 
Function of the Channel Length. 
Channel Langth Saturation Mobility 
(um) ( cm 2/V-s) 
0.2 100 
0.7 200 
1.2 300 
1.7 400 
CLEMSON UNIVERSITY LIBRARY 
35 
1300 
r-. 
(f) 
I 
>
·, 1100 
N 
*i< 
.E 
u 900 
'-' 
>--
I-
,_. 
_J 700 
,_. 
ID 
0 
::E 
w 500 
> 
I-
u 300w 
LL 
LL 
w 
100 
3 s 7 9 11 l:l 1S 17 
EFFECTIVE TRANSVERSE FIELD EXC lES V / CM) 
Figure 19, Effective Electron ~ability Vs. Transverse Electric Field 
for BTL#l 0.7um Transistor in the Linear Regime. 
2300 
21 00 
1900" (f) 
I 
> 1700 
N' 
i< 
2-* 
1500 
u 
~ 1300 
:----
I-
1100 
_J 
ID 900 0 
::E 
w 700 
> 
I- 500u 
w 
LL 300 LL 
w 
100 
') 
') 
3 s 7 9 11 13 IS 17 
EFFECTIVE TRANSVERSE FI ELD EXC l ES V ; CM ) 
Figure 20. Effective Electron :!ability Vs. Transverse E:lectric Field 
for STL;fl 1. 2um Transistor i n the Linear Regime. 
36 
700 
,...._ 
en 
I 600> 
'-N 
* 
* 500L 
u 
'-./ 
>- <100 
f-
_J 
....... 
(D 300 
0 
L 
w 200> 
f-
u 
w 100lL 
lL 
w 
0 .__--~----~---~--~---~---~--~ 
3 S 7 9 11 13 15 17 
EFFECTIVE TRANSVERSE FIELD EXC IES V/ CM) 
Figure 21. Effective Electron Mobility Vs. Transverse Electric Field 
for BTL#4 0.2um Transistor in the Linear Regime. 
800 
700 
_,..._ 
en 
::--
I 600 
'-
N 
* 
~ * 500 
u 
'-./ 
.._ 100 
f-
_J 
(D 300 
0 
L 
w 200> 
f-
u 
w 100lL 
IL 
w 
0 ----~--~--- ~---~--~ 
3 S 7 9 11 [3 15 17 
300K 
0 
0 
'----~----~ 
EFFECT IVE TRANSVERSE FI ELD EXC 1ES V I CM) 
Figure 22. Effective Electron Mobility Vs. Transverse Electric ?ield 
for 3TLJ4 0,2um Transistor in the Linear Regime to 4 .2K. 
37 
1100 
1200 
, -,,. 
c.n 
I 
> 
" 
1000 
N 
* 
* 
.L 
u 
._,, 800 
>-
I-
.....J 600 
CD 
0 
.L 300K100 w 
> 
I-
u 
w 200 
I.L 
IL 
w 
0 .______,_ __.______,_ ___,____ 
3 5 7 9 11 13 15 17 
EFFECTIVE TRANSVERSE FIELD EXC lES V1CM) 
Figure 23. Effective Electron Mobility Vs. Transverse Electric Field 
for BTL#4 0.7um Transistor in the Linear Regime. 
1800 --~~----------------------
1600 
~ 1100 
> 
" ~ 1200 
* 7: 
(_) 
..___, 1000 
800 
.....J 
CD 
0 600
.L 
w 
> 
>-< '\00 
I­
L) 
w ◊ 
LL 200 
I.L 
w 
0 '------'-----'------'-------'--- --'--- - .J...._--___J 
3 5 7 9 11 13 15 17 
EFFECTIVE TRANSVERSE FIELD EXClES V/ CM) 
Figure 24. Effective Electron ~ability Vs. Transverse Slectric ?ield 
for 3TL;i4 0. ?um Transistor in the Linear Regi;ne to 4 . 2K . 
◊ 
38 
[800 
[600 
, - , 
(j") 
I 1400 
> 
'-.. 
N 1200
* 
* ?-
u 
'-" 1000 
>-
f--
-
800
_J 
(I) 
a 600:E 
w 
> 400 
f--
u 
w 
LL 200 
LL 
w 
0 
77K 
0 
3 s 7 9 11 13 IS 17 
EFFECTIVE TRANSVERSE FIELD EXClES VICM ) 
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The mobility at very low ta~peratures Nas determined from data 
taken on the BTLJ2 transistors. The ~obiity increased linearly with 
the transverse field until about 500 KV/cm. Above 500 KV/ cm the 
mobility fell to its saturation value. This characteristic was 
especially prominent in the 0.2 um transistor curves. The peak 
mobility occured at a slightly lower transverse field at 4 .2K. At 4.2K 
the maximum mobility appeard at about 300 KV/cm. 
In each transistor, we saw an increase in mobility as the 
effective channel length increased. This was probably due to the 
higher longitudinal fields that appeared in the smaller transistors. 
All data for these mobility measurements were taken with the 
drain-to-source voltage set to 0.1 volts. Thus, there were 
proportionally higher drain fields in the smaller devices. 
~obility in the Saturation Regime 
In Figures 29-34 we have plotted the effective mobility as a 
function of electric field for transistors operating in the saturation 
regime. The drain voltages were on the order of 2.0 volts which gave 
us longitudinal electric fields around 100 KV/ cm in the 0 .2 um devices. 
With such high longitudinal fields applied to t he device, Ne found that 
the effective mobility peaked at a value of transverse electric field 
of around 400 KV/cm for temperatures above 77K. Above 400 KV/cm , the 
effective mobility fell off logrithamically to a field dependent 
saturation value j ust as observed in the linear re gime. At 4. 2K , the 
effective mobility reached a maxi~urn at a transverse f ield of around 
200 ~'V/ cm. This characteristic was also observed in the linear regime. 
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Figure 33. Effective Mobility Vs. Transverse Electric Field for 
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Figure 34. Effective :fobility Vs. Transverse Electric Field for 
TSOOXSOO Transistor in the Saturation Regime to 4 . 2K . 
10000 
9000 
,-... 
8000en 
I 
> 
N' 7000 
* 
?.:=* 6000L l 
'-'" 
'- 5000 
I-
_j 
1000 
CD 
0 
~ 3000 
w 
> 
1- 2000 
u 
w 
LL 1000LL 
w 
0 
4 40K 
75K 
l83K 
0 
/ 300K ~ 
44 
Mobility as a Function of Temperature 
A comparison of the respective mobilities at 3OOK and 77K showed 
that there was an increase in the mobility by approximately a factor of 
4 ov~r this temperature range. This data was tabulated in Table 3. 
These results were in good agreement with published results for long 
channel transistors(24), 
0iscussion 
The effect of temperature on the mobility may be observed by 
plotting the effective electron mobility vs. temperature as shown in 
Figure 35, There were two things evident from this graph. First, the 
mobility decreased with increasing longitudinal field, Secondly, 
mobility increased with decreasing temperature approaching a maximum 
value at 4,2K. This behavior is not as predicted by S, M. Sze and 
others(2O, p. 30)(25), They show the mobility f alling off below about 
77K due to increased impurity scattering. The impurity scattering is 
greater below 77K because of the greater scattering angle of electrons 
at lower thermal energies. This effect did not appear in our mobility 
data. Rather, the mobility of our transistors continued to increase 
below 77K, 
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Table 3 •. Increase in Mobility from 300K to 77K at C:x = 500 KV/ cm for 
the 3TL;ft4 Transistor Data. 
Channel Length ~1obili ty at Increase Factor 
(um) (K) 
300 77 
0.2 200 750 3.75 
0.7 450 1700 3.8 
1.2 500 2300 4.6 
1.7 600 2700 4.5 
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Electron Drift Velocity Vs. 
Longitudinal Electric Field 
~-!ability has been defined as the constant relating the electric 
field to the carrier velocity, For the carriers in the channel of a 
:fOSFET, the drain-to-source Yoltage (Vds) creates the electric field 
that accelerates the charges to the drain. This accelerating field is 
referred to as the longitudinal field, Ey (volts/cm). The relationship 
between Ey and the drift Yelocity, Vs, then becomes 
Vs= Un Ey 
where Un is the effective electron mobility. The transverse field, Ex, 
is perpendicular to Ey and is created by the gate-to-substrate voltage, 
Vgs. The transverse field is responsible for creating the depletion 
region under the gate and the surface inversion region, 
For each of our transistors we have taken Ids vs, Vgs data in the 
linear regime and used it to find a ~ability and carrier velocity at 
several different temperatures. lfo then plotted low field mobility vs. 
transverse electric field for each transistor as shown in Figures 
19-28. ;1e used the low field ;nobility at Ex = 500 '01/ cm for different 
temperatures and compiled a table of ;nobilities vs. Ey where 
Ey = Vds / L (v/cm) 
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and 
Vds = drain-to-source vol~age ( -.rolts ) 
L = effective channel length ( c~ ) . 
These values are compiled in Table 4 . This data was then plotted in 
Figure 36. In this graph, we have used the scattered data points to 
draw equithermal lines at 300K, 200K, 150K, lOOK, 77K and 4,2K, 
respectively. 
There are several important features in Figure 36, First, the 
relationship between the drift velocity and the longitudinal field is 
linear for the low field region below 1 KV/cm . This corresponds well 
to previous data as compiled by S. ~I. Sze(20, p. 46) . Secondly, the 
slope of lines are parallel down to 77K. We see an increase in the 
slope at 4.2K. We may examine the slopes, S, quantitatively as 
(Log Vl - Log V2) 
s = 
(Log El - Log E2 ) 
where (E l, Vl) and (E2, V2) are two poincs in the linear region 
along the lines shown in Figure 36 . The slope, S, then becomes 
Log (Vl/V2) 
s = 
Log(El/E2) 
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Table 4 . Longitudinal Electric Field Ey("f:.1/cm) Vs. 2ffective Carrier 
Velocity (lXlO 4 cm/ sec ) to 4 . 2K Taken from ?lots of '.1obility Vs. 
Transverse Electric Field for Ex = 500 -S::1/cm . This data has been 
plotted in Figure 36. 
4 
Effective Carrier Velocity (lXlO cm/sec) 
Longitudinal Temperature (K) 
Field (KV/cm) 
300 200 150 100 77 4 . 2 
0.0002 0.1 0 .5 
0.005 0.5 1.0 1.5 1.65 1.7 
0.07 4.9 10.5 21 49 
0.588 32.4 65 100 160 
0.833 41. 7 83 117 175 
0.833 so 94 125 163 192 
1.429 64.3 140 186 230 
1. 429 64 .3 121 164 200 240 
5.0 100 225 275 375 
12.0 330 420 .'..60 460 
17.0 400 500 534 534 
29 . 0 460 600 690 ilO 
100 .0 750 1100 1300 1450 
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Figure 36. Effective Electron Velocity Vs. Longitudinal Electric Field for Temperatures from 300K to Vt4.2K. 0 
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We may then find the power relationship between the longitudinal 
electric field and the effective electron velocity by examining the 
slope of the curves in the linear region. 
Using the above relationship, S(300K) = 1.14, S(77K) = 1.19 and 
S(4.2K) = 1.26 from Figure 36. In comparison, a value of 
S(300k) = .99 was taken from the graph of effective velocity vs. 
longitudinal electric field in Sze(20, p. 46). 
Using the linear relationship for carrier velocity, Vs, the 
electron mobility may be derived from Figure 36 as the linear 
approximation to the lines in the low field region. These values at 
2300K, 77K and 4.2K are respectively 1000, 4300 and 10,000 cm /V-s. In 
2
comparison, the 300K value in Sze is 1200 cm /V-s. We see that the 
effective electron mobilities are similar at 300K. 
The constant mobility in the low field region is due to the 
constant transverse field which keeps the thickness of the inversion 
layer constant. Thus, the cross section area that an electron entering 
the channel sees remains re_latively constant. The QObility increases 
dramatically as we lower the temperature due to decreasing scattering 
mechanisms. The effective electron mobility increases with decreasing 
temperature all the way down to 4 . 2K . This corresponds to the data 
presented by C. Jacoboni down to 77K(25). Our values for mobility vs. 
temperature at Ex= 10 KV/cm have been compliled in Table 5. 
Below 77K, the mobility data presented by J acoboni falls off due 
to the dominance of ionized impurity scattering over this region. Our 
data showed no such characteristic. Our data would be the result of an 
2
asymptotic extention of his data above 77K to t he 10,000 cm /V-s line 
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Table 5. '.1obility Vs. Temperature from the Velocity Vs. Longitudinal 
Electric Field Curves. 
2 
Temperature (K) ~obility (cm /V-s) 
300 
200 
150 
77 
4.2 
1000 
2000 
3100 
4300 
10,000 
53 
for temperatures below 77K. In our data we do not see the effects of 
ionized impurity scattering below 77K which would usually lead to a 
decrease in mobility below about SOK according to(20, p. 28) 
-1/2 -1 3/2 
U. = (m*) N. T 
l. l. 
where 
U. = mobility due to ionized impurities
l. 
N. = ionized impurity density
l. 
T = temperature 
m * = effective electron mass. 
Above about SOK carrier scattering is dominated by acoustic phonon 
scattering whose mobility term is Uf· This mobility is given 
in Sze as(20, p. 28) 
*-5/2 -3/2 
Uj = (m ) T 
*wh.ere m and T are defined as before. 
The mobilities are combined according to 
-1 
U = ( 1/U~ + 1/Ui + . . • ) 
so that the smallest mobility term will dominate the scattering 
process. If we assume that the two scattering processes mentioned 
above are the two dominate mechanisms, we see that below about SOK, the 
two terms are nearly equal. 
Saturation Velocity 
Above 1 KV/cm, the velocity of the carriers in the channel begin 
to saturate and the carriers approach their thermal velocity at the 
respective temperatures. There is a slight increase in the saturation 
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·velocity as the temperature decreases as· predicted by Sze (20, p. 46) . 
The saturation velocity, Vs, tends to f ollow the relationship 
72.4 X 10 
Vs= (cm.ls) 
1 + 0.8 exp (T/600K) 
where Tis the temperature of the silicon sample. The drift velocities 
7in Figure 36 approach 1Xl0 cm/sin the saturati on region. We see no 
deviation in the standard behavior of the MOSFETs even for very short 
channel devices at low temperatures. 
The mobility , derived from the linear slope of the velocity vs. 
longitudinal field curves, decreased as the fie l d increased. As we 
decreased the channel length (while keeping the supply voltages 
relatively constant) the fields inside the devices increased 
proportionally lowering the effective mobility of the carriers in the 
channel. Thus we see a lower mobility f or short er channel transistors. 
We can not achieve high effective electron mobil ities in submicron 
devices operating at nominal supply voltages even at very low 
temperatures. 
The new generation of submicron devices wil l have to operate at 
lower supply voltages if there are to be high carri er velocities and 
ballistic transport in the channel. There is a lower limit to the size 
of operating voltages due to noise margin considerations. 
CHAPTER VII 
CONCLUSIONS 
We have measured the I-V characteristics of submicron silicon 
MOSFETs to 4 .2K in the subthreshold, linear and saturation regimes. We 
have obtained the mobility vs. transverse electr ic f ield f or submicron 
devices in the linear and saturation regimes. We used data from 
devices with gate lengths of 0 . 2, 0. 7, 1. 2 , 1 .7 and 500 um to determine 
the effective electron velocity vs. the longitudinal electric field. 
We found mobilities in 500 um silicon devices t hat were as high as 
225,000 cm /V-s at 4 .2K. This was in the low field regime with 
Vds = 0. 01 v. ~!obilities of this magnitude coul d lead to ballistic 
transport in submicron devices. But the mobili t ies in 0, 2 um devices 
2
with Vds = 0.1 v. were only about 800 cm /V-s at 4 . 2K . We saw that the 
shorter channel lengths lead to proportionally hi gher longitudinal 
electric fields which reduced t he electron mobil ity. Therefore, the 
drain-to-source voltage would have to be reduced to a f ew microvolts to 
achieve mobilites hi gh enough to observe ballistic transport i n 
submicron devices. 
1:fe :ound that the ef::ective elec tron velocity is linear ly 
proportional to the longitudinal electric f ield f or f ields below 
1000 V/cm. Above 1000 V/ cm the veloctiy begins to saturate at about 
7 
Vs= l XlO cm/s. The saturation velocity was s l i ghtly hi gher for lower 
temperatures. In the linear region, Ex = 10 KV/cm , we f ound t hat the 
,., 
mobility varied f rom 1000 and 4300 cm~/V-s at 300K and 77K to 
210, 000 cm /V-s at 4 . 2K . 
APPENDICIES 
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Appendix A 
Derivation of Mobility and Carrier 
Velocity from Device Test Data 
The drain current in an MOS transistor is given 
by(20, p. 440) 
2 2 Esq NaZ { VdsIds = - Un Ci (Vgs - 2Vb - -) Vds -L 2 3 Ci 
2/3 2/3]}[(Vds + 2Vb) (2Vb) (A-1) 
where 
Z = gate width 
Un= effective electron mobility 
Ci= gate capacitance per unit area 
L = gate length 
Vgs = gate-to-source voltage 
Vb= built-in voltage 
Vds = drain-to-source voltage 
Es= permitivity of silicon 
Na= channel doping 
q = electron charge. 
The idezlized characteristics are defined by: 
1) Gate structure is an ideal diode, i.e. no interface traps 
fixed oxide charge or work function differential; 
2) Consider only drift component of drain current; 
3) Carrier mobility in the inversion layer is constant; 
4) Uniform channel doping; 
5) Reverse leakage current negligibly small; 
6) Transverse field is much greater than the longitudinal field, 
i.e. the gradual channel approximation. 
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This equation may be simplified depending on the region in which 
the device is operating. For our purposes we defined three regions as 
linear, velocity saturation, and pinchoff saturation. This will lead 
to three equations from which we may derive the carrier mobility and 
velocity in each case. 
Linear Case 
Wh.en the drain voltage is small, this equation reduces to 
Z Un Ci 
Ids= (Vgs - Vt) Vds (A-2) 
L 
for Vds < (Vgs-Vt) where Vt= threshold voltage. By rearranging 
terms, we can get 
z Un Ci Vds z Un Ci Vds 
Ids = ( ) Vgs - ( ) Vt 
L L 
where 
Ci = Es I d 
and 
-12 
Es = 1.1 X 10 Flem 
d = thickness o.E the gate oxide. 
Equation (A-2) is the slope-intercept form of a line plo tted on an 
Ids vs. Vgs graph for constant Vds as shown in Figure A-1. 
Given a graph of the experimental results, as in Figure A-1, we 
may use the slope of the line to find the mobility. Given the device 
characteristics and the slope, M, at a given temperature 
M L 2Un= (cm /V-s) (A-3) 
Z Ci Vds 
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Figure A-1. Example of Ids Vs. Vgs Plotted Data for Linear and 
Velocity Saturation Curves. 
VTH VGS 
Figure A-2. Example of Square Root of Ids Vs . Vgs ?lotted Data 
for Pinchoff Saturation Curve of a Long Channel Transistor. 
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and the carrier velocity, Vs, is given by the equation 
Un Vds 
Vs= (cm/sec ) . (A-4) 
L 
Velocity Saturation 
When the drain voltage b.ecomes large, Vds > (Vgs - Vt), and the 
device under test has a short channel (L = 1 um) the high longitudinal 
field causes the carrier velocities to approach their saturation value 
7(1Xl0 cm/sin silicon). This velocity saturati on has the effect of 
limiting the saturation current in the device before normal pinchoff 
saturation occurs(20, p. 442). Under these conditions, the saturation 
current is linearly dependent on the gate voltage and is given 
in Sze as(20, p. 450) 
Ids= Z Ci (Vgs - Vt) Vs (A-5) 
where Vs is the carrier velocity in the channel. 
Just as we did in the linear case, we may rearrange terms in 
Equation (A-5) and get 
Ids= (Z Ci Vs) Vgs - (Z Ci Vs ) Vt. 
From the slope, M, o f the Ids vs. Vgs curve shown i n Fi gure A- 1 , 
we may derive an expression for the carrier velocity , namely 
M d 
Vs= (cm/sec ) . (A-6) 
Z Es 
Rearranging the terms in Equation (A-4) we get t he expression for 
effective mobility 
2 Vs 2Un= (cm / V-s ) . (A-7) 
Vds 
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Pinchoff Saturation 
In the normal long channel transistor, as the drain voltage is 
raised, the charge in the inversion layer at the drain becomes zero. 
This is the pinchoff point(20, p. 440). Above this point, increases in 
Vds no longer lead to increases in drain current Ids as this region is 
usually referred to as the saturation region. In this region, 
Equation (A-1) reduces to 
Z Un Ci ? 
Ids= (Vgs - Vt)-. (A-8) 
2L 
If we take the square root of both sides of Equation (A-8) and 
rearrange terms, we get 
1/2 1/2 
(Ids) = [Z Un Ci/(2L)] (Vgs - Vt). (A-9) 
Notice that this is the slope intercept form of a line plotted on a 
graph of the square root of Ids vs. Vgs as shown in Figure A-2. 
Given the slope, M, of a line in Figure A-2, the effective 
mobility becomes 
2Un= (cm /V-s ) . (A-10) 
Z Es 
The carrier velocity may be found using Equation (A-4 ) . 
For the purposes of this report, a program was written which uses 
the above equations to create a graph of carrier velocity vs. 
transverse electric fieid given either the Ids vs. Vgs or square root 
of Ids vs. Vgs curves. Experimental data was taken at descrete points 
along either of these curves and this data was then stored on floppy 
disks using the Strobe Graphics plotter software. The program that was 
written retrieved this data from the disk fil e and calculated the slope 
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of the curves using a linear approximation to the curve between 
consecutive data points. The slope of the line was used to determine 
the mobility between the two data points. This mobility was then 
associated with the transverse electric field for the gate voltage 
midway between the original two data points. The mobility vs. 
transverse electric field data was stored on floppy disk for later 
plotting. 
63 
Appendi."'{ B 
Determination of Effective Channel Length 
As the gate definition approaches submicron lengths, lateral 
diffusions can drastically reduce the effective channel length from the 
mask size. Therefore we need an accurate method to determine what the 
actual channel length is after the MOSFET is manufactured(26). 
The method we chose was both convient and nondestructive. The 
only requirement is that you have at least two transistors on the chip 
with different gate lengths. In our case, we used transistors with 
gate lengths of 1.0, 2.0, 3.0 and 6.0 um. 
We made Ids vs. Vgs measurements of these transistors for several 
gate voltages in order to find the measured channel resistance, R, 
m 
Vds 
R = = R + R 
m e.."'<t channelIds 
and 
Rm= Rext - A(Lmask - DL) 
where 
-1 
A = [Un C x Weff (Vgs - Vt - Vds/2) J 
0 
R = measured resistance 
m 
Rext = e..~ternal contact resistance 
Rchannel = channel resistance 
Lmask = mask length of the gate 
DL = difference in effective length and mask length 
Weff = effective width of the depletion layer 
C = gate oxide capacitance.
OX 
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For a fixed Vds, if we. plot R versus L , we will get a set of 
m mas1<. 
straight lines that intersect at the point (R DL). Thus we maye..--ct, 
find the external resistance in our test circuit, R and the
ext' 
difference between the mask length, L k' and the effective channel 
mas 
length, Leff' which is 
Leff= 1mask - DL 
The data for our transistors has been plotted in Figure B-1. Here we 
can see that the R = 55 ohms and DL = 0.8 l.lill. This is shown in
ext 
Figure B-1. 
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